By Topic

The hardware design of algorithm processing and logic control unit for adaptive Polarization Mode Dispersion compensation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xu Hengying ; Phys. Sci. & Inf. Eng. Coll., Liao Cheng Univ., Liao Cheng, China ; Zhang Xia ; Han Jiguang ; Niu Huijuan
more authors

In order to reduce the number of control instructions DSP issued and the consuming time of PMD compensation, an algorithm processing and logic control unit for first-order and second-order PMD compensation is designed. It plays the functions of DSP's algorithm processing and FPGA's logic control adequately. The configuration of the unit, detailed hardware design and experiment result are also given in the paper. The average consuming time of the unit is even shorter than that of existing DSP compensation module. And it has a better compensation effect.

Published in:

Future Computer and Communication (ICFCC), 2010 2nd International Conference on  (Volume:1 )

Date of Conference:

21-24 May 2010