By Topic

Balanced locality-aware packet schedule algrorithm on multi-core network processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pengcheng He ; Nat. Network New Media Eng. Res. Center, Chinese Acad. of Sci., Beijing, China ; JinLin Wang ; Haojiang Deng ; Wu Zhang

Previous work has shown that processor affinity is one effective way to improve the performance of SMP systems. A detailed analysis of cache characteristics on network processor is carried out. The result shows that network packet processing can also use cache affinity to gain performance improvements by reduce the miss rate of instruction cache and data cache. A schedule algorithm for multi-core network processor taking both load balancing and packet affinity into account is proposed, called BLA. BLA try to schedule packets from the same flow to the same core while keeping work load balanced between cores. The result shows that, BLA can reduce the number of missed cache access by 13%, while the load difference between cores is controlled within 2%.

Published in:

Future Computer and Communication (ICFCC), 2010 2nd International Conference on  (Volume:3 )

Date of Conference:

21-24 May 2010