By Topic

Triple-bit method for power estimation of nonlinear digital circuits in FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jovanovic, B. ; Dept. of Electron., Univ. of Nis, Nis, Serbia ; Jevtic, R. ; Carreras, C.

Power consumption of many of the digital signal processing systems available is nonlinear. Signal distribution at the multiplier output changes significantly with respect to its input signal distributions. Data signals have a large impact on design power, so the multiplier output has to be modelled properly. A model to compute the bit-level switching activity of each multiplier output bit is presented. This model depends on word-level signal statistics and the number of multiplied input signals. It is applied to high-level power estimation of FPGA designs. The relative errors of the presented power model with respect to measured power are four to five times smaller than the errors obtained by using the standard signal model for high-level power estimation.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 13 )