By Topic

Multi-level topology-aware and multi-level parallelism on Grid computing environments: A comparison of Global Arrays and Open MP implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sirisup, S. ; Large-Scale Simulation Res. Lab., Nat. Electron. & Comput. Technol. Center (NECTEC), Pathumthani, Thailand ; U-ruekolan, S.

The Global Arrays toolkit is a library that allows programmers to write parallel programs that use large arrays distributed across processing nodes through the Aggregate Remote Memory Copy Interface (ARMCI). OpenMP is an application programming interface that supports shared memory multiprocessing on many architectures and platforms. In the Symmetric-Multi Processors (SMP), the Global Arrays toolkit will expose the programmers quite similar to that provided by OpenMP. In this study, we will further our investigation on the performance of a parallel application implemented with the Global Arrays toolkit and OpenMP on Grid computing environment. The investigation focuses on the case that an SMP cluster is included in the Grid computing environment. The multi-level parallelism together with multi-level topology-aware techniques have been used in both implementations. We have found that performance of the evaluating application implemented with Global Arrays technique is comparable to that of the application implemented with OpenMP. This implies that programmer can directly port the Global Arrays application directly to the SMP cluster yet its performance is not dropped compared to the native implementation.

Published in:

Electrical Engineering/Electronics Computer Telecommunications and Information Technology (ECTI-CON), 2010 International Conference on

Date of Conference:

19-21 May 2010