Cart (Loading....) | Create Account
Close category search window

A Compact Analytical Threshold-Voltage Model for Surrounding-Gate MOSFETs With Interface Trapped Charges

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chiang Te-Kuang ; Dept. of Electr. Eng., Nat. Univ. of Kaohsiung, Kaohsiung, Taiwan

With the effects of equivalent oxide charges on flatband voltage, a compact analytical threshold-voltage model for surrounding-gate MOSFETs with interface trapped charges is developed based on the parabolic potential approach. The model shows how interface charge density, damaged zone, oxide thickness, and diameter of silicon body affect the threshold voltage. The model is verified by a 3-D device simulator and can be used to explore the hot-carrier-induced threshold-voltage behavior of surrounding-gate MOSFETs for its memory device application.

Published in:

Electron Device Letters, IEEE  (Volume:31 ,  Issue: 8 )

Date of Publication:

Aug. 2010

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.