By Topic

Reliability of thin seamless package with embedded high-pin-count LSI chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Mori, K. ; Device Platforms Res. Labs., NEC Corp., Sagamihara, Japan ; Kikuchi, K. ; Ohshima, D. ; Nakashima, Y.
more authors

We have previously reported the technology for embedding a 1500-pin microprocessor chip in a thin LSI package using a rigid Cu plate. The reliabilities of this seamless package with the direct interconnection between the LSI chip and substrate wiring have now been evaluated at the package and board levels. The package passed all the LSI function tests at the package level even after 2000 thermal cycles. The microstructure of the interconnect, evaluated using electron backscatter diffraction and transmission electron microscopy, showed a high interconnect reliability. The reliability at the board level was evaluated using the thermal cycles testing, the shadow-moiré method and strain gauge measurement with the package mounted on a system board. Thanks to the Cu plate, the warpage and strain characteristics are excellent, resulting in uniform stress distribution. Therefore, this seamless packaging technology is promising for the fabrication of thin, highly reliable LSI packages for replacing flip chip ball grid array packages.

Published in:

Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th

Date of Conference:

1-4 June 2010