Cart (Loading....) | Create Account
Close category search window
 

Cost comparison for flip chip, gold wire bond, and copper wire bond packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Palesko, C.A. ; SavanSys Solutions, LLC, Austin, TX, USA ; Vardaman, E.J.

When the cost of gold was $500 per ounce, the lowest cost packaging choice was clear-it was always gold wire bonding. However, with the cost of gold at more than $1,000 per ounce and significant cost decreases in flip chip package fabrication and assembly, the lowest cost packaging choice is no longer obvious. Gold wire bonding is one of the oldest and most mature process, and offers high yields and low processing costs1. Copper wire bonding is an alternative to save material cost, but is less mature and requires equipment modifications2. Historically, flip chip packages have only been cost effective for area-constrained applications given the additional wafer bumping cost and the high substrate cost. However, wafer bumping costs have decreased significantly in the past few years and low-cost flip chip substrates are now available in the market. This poster presentation will compare the total packaging cost from wafer preparation through final package assembly. The analysis will be done using a comprehensive activity based cost model for each of the three package technologies. All wafer preparation activities (bumping for flip chip, wafer mounting, backgrind, dicing, etc.), substrate fabrication activities (inner layer processing, build-up layer processing, drilling, surface finish, testing, singulation, etc.), and assembly activities (die bonding, wire bonding, underfill, mold compound, lid attach, solder ball attach, etc.) have been modeled and verified using multiple industry sources.

Published in:

Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th

Date of Conference:

1-4 June 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.