By Topic

Enabling 10µm pitch hybrid Cu-Cu IC stacking with Through Silicon Vias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)

Recently imec demonstrated for the first time 3D integrated circuits obtained by die-to-die stacking using Cu Through Silicon Vias (TSV) on 200mm wafers [1]. The top tier dies are thinned down to 25μm and bonded to the landing wafer by Cu-Cu thermo-compression [2]. Nevertheless, the path towards high volume manufacturing remains to be established. In this paper, we report about fundamental integration issues and discuss possible solutions for further process optimization. The implementation of the proposed solution substantially increased the electrical yield of Cu-Cu joining.

Published in:

Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th

Date of Conference:

1-4 June 2010