This paper investigates the challenges and difficulties of TLC cell geometry and process beyond 20nm NAND technology from the viewpoint of programmed Vth level, new HCI disturbance and charge loss in the highest programmed level.
Published in:
Memory Workshop (IMW), 2010 IEEE International
Date of Conference: 16-19 May 2010