Cart (Loading....) | Create Account
Close category search window
 

A timing constraints control technique for embedded real time systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ben Saïd, M. ; CES Lab., ENIS Nat. Sch. of Eng., Sfax, Tunisia ; Loukil, K. ; Ben Amor, N. ; Abid, M.
more authors

The real-time applications have a growing complexity and size which have to be well controlled. They can be viewed as a set of synchronized tasks, communicating and sharing critical resources. One of the main difficulties in the real-time application design is time constraints meeting. All tasks have to be running before their predefined deadlines. At this level, the integration of real time operating systems (RTOS) in the real-time systems design flow is necessary to enable scheduling tasks and managing the competition between them with respect of timing constraints. One of the problems encountered here is that one task may have different execution times. It may exceed its predefined WCET and then its deadline for many reasons. The problem is that one deadline exceeding may cause subsequent constraints violations which may disrupt the functioning of the system. This paper deals with this particular issue. It presents a new technique that permits the monitoring of tasks under execution. It controls their timing constraints by means of watchdog concept and detects deadline missing. That information is used to tune the target application parameters in order to satisfy timing constraints for the further computation iterations. We have implemented this technique in the RTOS MicroC/OS-II using the EDF scheduling policy. This technique has been validated using an Altera FPGA prototyping platform and the 3D rendering application.

Published in:

Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2010 5th International Conference on

Date of Conference:

23-25 March 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.