By Topic

A real-time FPGA-based implementation of target detection technique in non homogenous environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Djemal, R. ; Electr. Eng. Dept., King Saud Univ., Riyadh, Saudi Arabia

This paper presents a high speed real-time target detection system for non homogenous environment based on FPGA Technology. The system implements a Backward Automatic Censored Ordered Statistics Detector (B-ACOSD) to maintain a Constant False Alarm Rate (CFAR) for Radar system with a time constraints in term of signal computing and target identification. The design flow and the hardware implementation of each module are introduced in detail. The proposed system can operate up to 115 MHz by using full pipeline organization and parallel computing which increase the speed up of the target detection system to satisfy the real-time constraints. The proposed architecture is designed, implemented, and tested using Stratix II EP2S60F672C3N FPGA Board. The system has the advantages of being simple, fast, and flexible with low development cost for a reference window of length 16 cells.

Published in:

Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2010 5th International Conference on

Date of Conference:

23-25 March 2010