By Topic

A Custom-Design Data Logger Core for Physiological Signal Recording

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Robert Rieger ; Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan ; Yan-Ru Huang

Large data volumes are generated in physiological signal loggers so that the available memory becomes a limiting factor, particularly in small-size wearable applications. This paper demonstrates the practicality of using a programmable logic device as controller for MultiMediaCard memory for implementing a data logger, which can ultimately be realized as a fully integrated circuit. A minimum configuration in terms of complexity, cost, and size is sought using a minimal subset of the serial peripheral interface protocol and minimum overhead. The data bus frequency is linked to the converter clock, which ensures continuous data streaming with little implementation effort. The hardware realization of the controller in a 0.18-μm CMOS process occupies 0.014 mm2. The measured results confirm the performance of the logger using the electrocardiogram as a representative signal.

Published in:

IEEE Transactions on Instrumentation and Measurement  (Volume:60 ,  Issue: 2 )