By Topic

Feasibility study of a CMOS-compatible integrated solar photovoltaic cell array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Plesz, B. ; Dept. of Electron Devices, Budapest Univ. of Technol. & Econ. (BME), Budapest, Hungary ; Juhasz, L. ; Mizsei, J.

Due to the low power consumption of sensors resulted by recent developments solar energy seems to be an attractive power source for self-powered devices. A proposal of a chip-scale solar module was given by Perlaky et al, containing a possible structure and a model for the proposed structure. This paper gives a more sophisticated model of the structure proposed in by taking into account the parasitic transistor present in the structure. Based on this model simulations are performed and some crucial issues of the structure are detected. Finally a modified structure of a chip-scale solar module is presented, that incorporates solutions for the issues found during simulations.

Published in:

Design Test Integration and Packaging of MEMS/MOEMS (DTIP), 2010 Symposium on

Date of Conference:

5-7 May 2010