Referenced Items are not available for this document.
A digital decimation filter used in Δ-Σ - ADC is designed and introduced in this paper. The designed filter has a multi-stage structure which is comprised of a stage CIC filter, two stage half-band filters, and a stage compensation filter. The CSD coding, “Hognenauer cut-off theory”, frequency response masking approach and some other techniques are used to improve the performance of the chip and reduce the chip area and power consumption. This downsampling filter is achieved by algorithm modeling using MATLAB and hardware implementation using Verilog HDL. The performance indicators raised are achieved.
Published in:
Computer Engineering and Technology (ICCET), 2010 2nd International Conference on
(Volume:4
)
Date of Conference: 16-18 April 2010
- Page(s):
- V4-484 - V4-487
- Print ISBN:
- 978-1-4244-6347-3
- INSPEC Accession Number:
- 11522233
- Conference Location :
- Chengdu
- Digital Object Identifier :
- 10.1109/ICCET.2010.5485455
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
