By Topic

Design of 16 bit digital filter used in delta-sigma A/D converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Lu Zhaochun ; VLSI &System Lab of Beijing University of technology, China ; Peng Xiaohong ; Wu Wuchen ; Hou Ligang
more authors

A digital decimation filter used in Δ-Σ - ADC is designed and introduced in this paper. The designed filter has a multi-stage structure which is comprised of a stage CIC filter, two stage half-band filters, and a stage compensation filter. The CSD coding, “Hognenauer cut-off theory”, frequency response masking approach and some other techniques are used to improve the performance of the chip and reduce the chip area and power consumption. This downsampling filter is achieved by algorithm modeling using MATLAB and hardware implementation using Verilog HDL. The performance indicators raised are achieved.

Published in:

Computer Engineering and Technology (ICCET), 2010 2nd International Conference on  (Volume:4 )

Date of Conference:

16-18 April 2010