By Topic

Reliable bounds for the propagation delay in VLSI nano interconnects based on Multi Wall Carbon Nano Tubes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Biagio De Vivo ; Dept. of Electrical and Information Engineering - University of Salerno, Via Ponte don Melillo, 1 84084 Fisciano (SA) Italy ; Patrizia Lamberti ; Giovanni Spinelli ; Vincenzo Tucci

The upper and lower bounds of the time-delay due to the variations of some physical and geometrical characteristics of a nano-interconnect based on Multi Wall CNTs, suitable for the 32 and 22 nm technology, are evaluated. Interval Analysis is used to define the ranges of the of the p.u.l. parameters of a Transmission Line modeling the interconnect. The Vertex Analysis is then exploited on the parameter space to obtain in a reliable way the time-delay bounding without extensive and costly simulation burden. The obtained results are compared with those of scaled down copper-based structures.

Published in:

Signal Propagation on Interconnects (SPI), 2010 IEEE 14th Workshop on

Date of Conference:

9-12 May 2010