By Topic

Hardware design for fast intermode decision and for residues generaton in a variable block size motion estimation compliant with the H.264/AVC video coding standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Porto, R. ; Inst. of Inf., Fed. Univ. of Rio Grande do Sul, Porto Alegre, Brazil ; Bampi, S. ; Agostini, L.

H.264/AVC is the latest video coding standard. It reaches the highest compression rates when compared to previous standards. On the other hand, it has a high computational complexity mainly due to motion estimation and its mode decision. Considering the high number of calculations, hardware implementations become essential. Moreover, it is important try to find alternatives to simplify the H.264/AVC mode decision. Another desirable improvement is an efficient way to provide the residual blocks of motion estimation to the next encoding steps. Addressing hardware architectures, this work presents an architecture for fast inter mode decision and production of residual blocks. The variable block-size motion estimation architecture used is based on full search algorithm, SAD calculation, and it produces the 41 motion vectors within a macroblock. The architectures were described in VHDL and mapped to a Xilinx FPGA. Considering the results, the architecture reaches real time for HDTV 720p at 41 fps.

Published in:

Programmable Logic Conference (SPL), 2010 VI Southern

Date of Conference:

24-26 March 2010