By Topic

Synthesis of low power CMOS digital circuits based on fully restored pass logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Al-Khalili, D. ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, Ont., Canada ; Kechichian, K. ; Liqin Dong

Pass logic circuit topology with restored signal levels has proven to be very effective in realizing logic functions leading to high speed operation with low power dissipation. In this paper, a synthesis method for combinational logic functions is presented. It is based on Reduced Ordered Binary Decision Diagram (ROBDD), and uses a set of seven pass logic cells. The synthesized circuit is generated in the form of SPICE netlist

Published in:

Electrical and Computer Engineering, 1996. Canadian Conference on  (Volume:1 )

Date of Conference:

26-29 May 1996