Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

A unified architecture for efficient data and Non-Data Aided frequency estimation for FPGA implementation and application to satellite communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ramakrishnan, B. ; MITRE Corp., Bedford, MA, USA ; Long, J.P.

Modern codes such as Turbo and LDPC codes operate at low signal-to-noise ratios, which makes carrier synchronization a challenging problem. Hence in many waveforms, some known symbols are inserted periodically into the data stream to achieve Data-Aided (DA) synchronization. However, these known symbols decrease the throughput of the transmissions. The data symbols which are unknown can also be used for synchronization, in which case it is known as Non-Data Aided (NDA) synchronization. In this paper, we present an efficient structure which is almost the same for both the DA and NDA methods,especially suitable for implementation on Field Programmable Gate Arrays (FPGA). We discuss the implementation complexity and trade-offs involved in the FPGA implementation of this structure. We illustrate its utility by applying it a satellite communications waveform, popularly known as DVB-S2.

Published in:

Wireless Telecommunications Symposium (WTS), 2010

Date of Conference:

21-23 April 2010