By Topic

Component-based specification for Multi-Processor System-on-Chip design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Valentina Zadrija ; Faculty of Electrical Engineering and Computing, University of Zagreb, Unska 3, 10000, Croatia ; Vlado Sruk

This paper presents a component-based design approach in modeling Multi-Processor Systems-on-Chip (MPSoC). As a component-based specification, SaveComp Component Model (SaveCCM) component technology was employed. In contrast to widely used component-based technologies, SaveCCM is light-weighted, HW/SW platform-independent and considers specific non-functional constraints inherent in heterogeneous MPSoC domain, e.g. deadline, memory consumption or WCET. In order to efficiently describe a class of dataflow applications usually present in embedded systems domain, e.g. image or signal processing algorithms, the research method presented in this paper introduces additional extensions to the SaveCCM model. SaveCCM specification is further synthesized to Transaction Level Model (TLM) to evaluate different MPSoC design options and eliminate possible bottlenecks in early stages of design. TLM was automatically generated using Embedded Systems Environment (ESE) toolset. In order to enable the ESE design flow, SaveCCM specification is first transformed into ESE behavioral model. As a case study, JPEG encoder application was implemented in MPSoC platform based upon the SaveCCM specification using the execution time quality attribute. Design space exploration results are presented and given further evaluation.

Published in:

Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference

Date of Conference:

26-28 April 2010