Cart (Loading....) | Create Account
Close category search window
 

Advancing NASA's on-board processing capabilities with reconfigurable FPGA technologies: Opportunities & implications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Pingree, P.J. ; Jet Propulsion Lab., California Inst. of Technol., Pasadena, CA, USA

Future NASA missions will require measurements from high data rate instruments. Recent internal studies at NASA's Jet Propulsion Laboratory (JPL) estimate approximately 1-5 Terabytes per day of raw data (uncompressed) are expected. Implementations of on-board processing algorithms to perform lossless data reduction are required to drastically reduce data volumes to within the downlink capabilities of the spacecraft and existing ground stations. Reconfigurable Field Programmable Gate Arrays (FPGAs) can include embedded processors thereby providing a flexible hardware and software co-design architecture to meet the on-board processing challenges of these missions while reducing the critical spacecraft resources of mass and volume of earlier generation flight-qualified single board computers such as the Rad750. Reconfigurable FPGAs offer unique advantages over one-time programmable (OTP) FPGAs with the flexibility to update processing algorithms as needed during the development cycle and even post-launch. So what's the downside? The space radiation environment poses challenges to these devices and in general, new technology introduces risk, either real or perceived, to one-of-a-kind space missions that cost hundreds of millions up to $1 billion. This talk will highlight both the opportunities and implications of advancing NASA's future on-board processing capabilities with reconfigurable FPGA technologies.

Published in:

Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on

Date of Conference:

19-23 April 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.