By Topic

New self-timed Rings and their Application to Division and Square Root Extraction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
El Hassan, B. ; CNET-CNS, Telecom Bretagne, BP 98, Chemin du Vieux Chêne, F38243 Meylan Cedex, France. E-Mail: ; Guyot, A. ; Renaudin, M. ; Levering, V.

This paper compares two realisations of a self-timed ring arithmetic operator for division and square-root extraction. The operator receives its inputs and delivers its outputs in conventional binary notations. The first circuit design uses Differential Cascode Voltage Switch Logic. The second adds True Single Phase Clock latches in the ring. It is shown that this addition both reduces the minimum number of stages demanded by self-timed rings and decreases the "cycle time", which has an influence on the optimal number of stages and on the speed of the ring. The two chips have been generated at the CNET-CNS using a proprietary self-timed standard cell library in three-metal 0.5¿m CMOS technology.

Published in:

Solid-State Circuits Conference, 1995. ESSCIRC '95. Twenty-first European

Date of Conference:

19-21 Sept. 1995