By Topic

Calculation of the Soft Error Rate of Submicron CMOS Logic Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
T. Juhnke ; Technische Universität Berlin, Institut für Mikroelektronik, Jebensstraße 1, 10623 Berlin ; H. Kiar

A new method to calculate the soft error rate (SER) of CMOS logic circuits with dynamic pipeline registers is described and verified through soft error rate measurements of dynamic shift registers. This method also takes low power circuits into consideration. Based on this method the SER of a pipelined multiplier is calculated for a 0.6 ¿¿m, 0.3 ¿¿m and 0.12 ¿¿m technology. It has been found, that the SER of pipelined sub-¿¿m CMOS logic circuits may become too high for many applications, so that countermeasures have to be taken.

Published in:

Solid-State Circuits Conference, 1994. ESSCIRC '94. Twentieth European

Date of Conference:

20-22 Sept. 1994