By Topic

Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Minkyu Song ; Media Team, Micro Devices Business, Samsung Electronics, Co., Ltd., Korea. E-mail) ; Geunsoon Rang ; Seongwon Kim ; Bongsoon Kang

A new design method for digital circuits with Energy Economized Pass-transistor Logic (EEPL) is proposed. Adopting the principle of regenerative positive feedback with pMOS switches, we reduce the power and delay product (energy) in companson with CPL and SRPL. To demonstrate the performance of EEPL, a combinational circuit of a 54 × 54 bit multiplier whose multiplication time is 9.8ns and a sequential circuit of a 7-bit serial counter whose operating speed is 250MHz are designed with 0.6¿m 3.3V CMOS process.

Published in:

Solid-State Circuits Conference, 1996. ESSCIRC '96. Proceedings of the 22nd European

Date of Conference:

17-19 Sept. 1996