Skip to Main Content
An innovative technique which uses statistical modeling methods to simulate the mismatch of ICs components is presented in this paper. The proposed method is more general than previously published theories, being applicable up to very small device sizes. The present approach has been used to simulate the effect of mismatch on a complex analog circuit. Comparison with measured data confirms the accuracy and efficiency of the method.