By Topic

Statistical Modeling Techniques for thhe Simulation of Mismatch in ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Guardiani, C. ; SGS-Thomson Microelectronics, v.Olivetti 2, 20041 Agrate B.za, ITALY ; Alini, R. ; Benkoski, J. ; Espinosa, G.

An innovative technique which uses statistical modeling methods to simulate the mismatch of ICs components is presented in this paper. The proposed method is more general than previously published theories, being applicable up to very small device sizes. The present approach has been used to simulate the effect of mismatch on a complex analog circuit. Comparison with measured data confirms the accuracy and efficiency of the method.

Published in:

Solid-State Circuits Conference, 1993. ESSCIRC '93. Nineteenth European  (Volume:1 )

Date of Conference:

22-24 Sept. 1993