By Topic

Hierarchical Design Verifications based upon a Topological Access to Circuit Data

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Berger ; Laboratoire de Genie Informatique de l'IMAG/CNRS, BP 68 38402 St Martin d'heres cedex FRANCE ; G. Mazare

This paper describes a method that uses design hierarchy, signal connectivity information, and topological data retrieval to perform incremental design rule checking, and electrical node extraction.

Published in:

Solid-State Circuits Conference, 1986. ESSCIRC '86. Twelfth European

Date of Conference:

16-18 Sept. 1986