Cart (Loading....) | Create Account
Close category search window

Voltage Reduction for 4Mbit-CMOS-DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Eichfeld, H. ; Siemens AG, Corporate Research and Development, Otto Hahn Ring 6, D-8000 Munich 83, FRG; Lehrstuhl f?r Technische Elektronik, Universit?t Erlangen, Kauerstr. 9, D-8520 Erlangen, FRG ; Rieger, J. ; Harter, J.

Different types of voltage reduction circuits for application to VLSI-DRAMs have been investigated. A lumped element network description of the circuits and the distributed power supply of a 4Mbit chip has been developed to model the load characteristic of the memory in a realistic way. It is shown, that the peak currents in the active cycle can be delivered by the distributed capacities of the supply lines, thus the switching speed of the reduction circuit can be substantially less than the switching speed of the decoder or amplifier circuits.

Published in:

Solid-State Circuits Conference, 1986. ESSCIRC '86. Twelfth European

Date of Conference:

16-18 Sept. 1986

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.