By Topic

A 622Mbps 8??8 ATM Switch Chip Set with Shared Multi-Buffer Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Kondoh, H. ; LSI Lab., Mitsubishi Electr. Corp., Itami, Japan ; Notani, H. ; Yamanaka, H. ; Higashitani, K.
more authors

An ATM (Asynchronous Transfer Mode) switch chip set utilizing the Shared Multi-Buffer architecture is described. While keeping the high buffer utilization efficiency, required access time for the buffer is greatly reduced compared with the conventional shared buffer type switches. This feature enables the high speed operation of the switch. Four Aligner-LSI's, bit sliced nine Buffer-Switch-LSI's and one Control-LSI construct a 622Mbps 8×8 ATM switch system operating at 78MHz. Using the time sharing method, 622Mbps and 155Mbps channels can be exchanged at a time.

Published in:

Solid-State Circuits Conference, 1992. ESSCIRC '92. Eighteenth European

Date of Conference:

21-23 Sept. 1992