Cart (Loading....) | Create Account
Close category search window

Design Techniques for Low Noise CMOS Operational Amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Klein, Hans W. ; Institut fuer Mikroelektronik Stuttgart, Allmandring 30a, D-7000 STUTTGART 80, West-Germany ; Engl, W.L.

A comparison of three different approaches on the reduction of low frequency noise in single ended CMOS operational amplifiers is made. The particular concepts are the increase of the gare areas, the chopper technique, and the Auto-Zero technique, respectively. Measured data from realized circuits as well as predicted data derived from equations are presented.

Published in:

Solid-State Circuits Conference, 1984. ESSCIRC '84. Tenth European

Date of Conference:

0-0 Sept. 1984

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.