By Topic

A System-On-Chip Approach in Designing a Dedicated RISC Microcontroller Unit Using the Field-Programmable Gate Array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Buhus, E.R. ; Fac. of E. T. T. I Microtechnol. Dept., Gheorghe Asachi Tech. Univ., Iasi, Romania ; Lazar, A. ; Tavares, A.

Standard processors have logical resources necessary for implementing various calculating platforms, capable to execute applications in different fields such as communication, command and control or signal processing. However, the sequential aspect of executing the instructions, the speed limit given by the access to the memory block and the standard architecture of the processors, dictate some of the systems limitations regarding its performance. A solution that can increase the performance for a specified application, is the hardware implementation of the calculating platform using the Field Programmable Gate Array. This paper presents a principle on how performance can be improved in the context of Microcontroller Units applications, using the Instruction Set Architecture of a conventional Reduced Instruction Set Computer, over Field Programmable Gate Array. It concludes how this idea could be suggested as a principle at a higher scale, in designing dedicated System-On-Chip with the Field Programmable Gate Array.

Published in:

Systems (ICONS), 2010 Fifth International Conference on

Date of Conference:

11-16 April 2010