By Topic

Test Pattern Dependent FPGA Based System Architecture for JTAG Tests

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ostendorff, S. ; Integrated Hard- & Software Syst. Group, Ilmenau Univ. of Technol., Ilmenau, Germany ; Wuttke, H.-D. ; Sachsse, J. ; Escobar, J.H.M.

The paper describes a new approach to speed-up and improve boundary scan based testing, by assigning functionality to a layer concept implemented in programmable logic. The motivation is driven by the constantly increasing gap between available and testable functionality of printed circuit boards. The motivation, architecture and build process of the proposed test and validation system is presented. Furthermore one selected example and first results are given to indicate the advantage of the proposed concept.

Published in:

Systems (ICONS), 2010 Fifth International Conference on

Date of Conference:

11-16 April 2010