By Topic

Asynchronous ADC with configurable resolution and binary tree structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Petrellis, N. ; Analogies SA, Patras, Greece ; Birbas, M. ; Kikidis, J. ; Birbas, A.

An Analogue to Digital Converter (ADC) implemented in CMOS technology (90nm TSMC) is described in this paper which is based on a binary tree structure and has a configurable 4, 8 or 12-bits resolution. The function performed at the nodes of the binary tree is an integer division by a proper power of 2, that is implemented by a novel circuit. The developed ADC system is an asynchronous circuit operating in current mode needing only a small number of components. This fact in conjunction with the binary tree structure of the ADC architecture, lead to implementations with very low die area and power consumption (0.12mm2 and 72mW respectively for 12-bit resolution). The average sampling rate exceeds 140MS/s for 12-bit resolution. The proposed device can also be used in multi Gbps time-interleaved parallel ADC due to its very low die area and power consumption.

Published in:

Communications, Control and Signal Processing (ISCCSP), 2010 4th International Symposium on

Date of Conference:

3-5 March 2010