By Topic

Fast implementation of Wyner-Ziv Video codec using GPGPU

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ryanggeun Oh ; Dept. of Mobile Syst. Eng., Sungkyunkwan Univ., Suwon, South Korea ; Jongbin Park ; Byeungwoo Jeon

In this paper, we report a fast implementation of Wyner-Ziv video decoder using general-purpose computing on graphics processing units (GPGPU). Despite of its many advantages, Wyner-Ziv video coding has a problem of huge decoding complexity. Since Slepian-Wolf decoding with rate adaptive LDPC accumulate code takes up more than 90% of entire Wyner-Ziv video decoding complexity, in this paper, we focus on fast implementation of the Slepian-Wolf decoder using the CUDA (Compute Unified Device Architecture) which is a GPGPU architecture developed by NVIDIA. Our implementation is shown to be 4~5 times (QCIF size) or 15~20 times (CIF size) faster compared to conventional Slepian-Wolf decoding.

Published in:

Broadband Multimedia Systems and Broadcasting (BMSB), 2010 IEEE International Symposium on

Date of Conference:

24-26 March 2010