By Topic

Keynote address

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B K Kaushik ; Dept. of Electron. & Comput. Eng., Indian Inst. of Technol., Roorkee, India ; K G Verma

This paper provides a comprehensive overview of the types and sources of all aspects of process variations in driver-interconnect-load system. The impacts of these interconnect process variations on circuit delay are discussed. Process variation has become a major concern in the design of many nanometer circuits, including interconnect pipelines. The primary sources of manufacturing variation include Deposition, Chemical Mechanical Planarization (CMP), Etching, Resolution Enhancement Technology (RET). Process variations manifest themselves as the uncertainties of circuit performance, such as delay, noise and power consumption. Environmental variations, such as supply voltage and temperature variations, also impact circuit delay and noise. Transistor performance depends heavily on gate and other dimensions. A 10% transistor gate variation can translate to as much as a variation of -15% to +25% in gate delay. Interconnect parasitics are significant and complex components of circuit performance, signal integrity and reliability in IC design.

Published in:

Recent Trends in Information, Telecommunication and Computing (ITC), 2010 International Conference on

Date of Conference:

12-13 March 2010