By Topic

Proceedings of 33rd Design Automation Conference

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

The following topics were dealt with: high speed interconnect; power analysis; high level synthesis; asynchronous circuits analysis and synthesis; new frontiers in partitioning; trends in verification; test and fault tolerance in high level synthesis; discrete simulation; design environments; combinational logic synthesis; pattern generation for test and diagnosis; CAD for analog and mixed signal ICs; design for testability; electrical simulation; mixed signal design; functional verification of microprocessors; 3D parasitic extraction; routing optimisation for performance; power estimation; hardware-software codesign; verification of sequential systems; embedded software analysis and compilation; layout analysis and optimisation; hardware description language techniques; power minimisation in IC design; and technology optimisation for cells and systems

Published in:

Design Automation Conference Proceedings 1996, 33rd

Date of Conference:

3-7 June 1996