By Topic

A 0.93-mA Spur-Enhanced Frequency Synthesizer for L1/L5 Dual-Band GPS/Galileo RF Receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
In-Chul Hwang ; Department of Electrical & Electronic Engineering, Kangwon National Univ., Chuncheon, Korea ; Donghyun Baek

A versatile frequency synthesizer for a L1/L5 dual-band GPS/Galilleo dual-mode RF receiver is designed with a 0.13 ??m CMOS process. For spur reduction, a simple low-glitch charge-pump circuit (CPC) is proposed in this letter. The fabricated chip achieves the in-band phase noise of -92 dBc/Hz and the spur performance of -71.23 dBc at 8.184 MHz offset from 1.571 GHz carrier with a second-order loop filter.

Published in:

IEEE Microwave and Wireless Components Letters  (Volume:20 ,  Issue: 6 )