Cart (Loading....) | Create Account
Close category search window
 

Modeling and optimization of fast-settling time gain-boosted cascode CMOS amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yi Yang ; Dept. of Electr. & Comput. Eng., Univ. of North Carolina at Charlotte, Charlotte, NC, USA ; Binkley, D.M. ; Changzhi Li

Settling time is a very critical performance requirement for CMOS amplifiers in switched-capacitor circuits. The settling mechanism of gain-boosted amplifiers is very complicated. In this paper, the small-signal model for the gain-boosted cascode amplifier is analyzed. The gain bandwidth product and phase margin optimum values for the gain boosting amplifiers used inside gain-boosted cascode amplifiers are given for the minimum settling time. Finally, we present a low-voltage, high-gain and fast-settling time CMOS amplifier.

Published in:

IEEE SoutheastCon 2010 (SoutheastCon), Proceedings of the

Date of Conference:

18-21 March 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.