By Topic

Design of high speed synchronous multi-channel data acquisition and processing system based on TMS320C6747

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Liu Wenyi ; National Key Laboratory of Electronic Measurement Technology, North University of China, Taiyuan, China ; Yan Hongcheng

Many signal processing applications like blind source signal separation, audio beam etc, require multi-channel synchronous data acquisition. These applications require signal acquired from multiple channels to be digitized synchronously to preserve the phase relationship. In this paper, we present the design and implementation of a high speed synchronous multi-channel data acquisition and processing system based on ADS8365, FPGA and DSP. The design takes ADS8365, XC3S200 and TMS320C6747 as the core devices to implement 12 channels of analog signal synchronous data acquisition and real-time processing. FPGA controls A/D synchronously sampling 12 channel of signal after they pass through the conditioning circuits, then, writes the data into an internal FIFO. The internal FIFO will trigger the interrupt of DSP after it is half-full. Finally, DSP will read the FIFO data and make real-time processing. The system test results show that the signal-to-noise ratio of the system is 67.13dB which meets the design requirements.

Published in:

Computer and Automation Engineering (ICCAE), 2010 The 2nd International Conference on  (Volume:2 )

Date of Conference:

26-28 Feb. 2010