By Topic

Skew tolerant digital CDR architecture for LVDS video transceiver applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. A. Sarmento ; Synopsys Inc., R. Frederico Ulrich, Portugal

A fully digital clock and data recovery (CDR) architecture for multi-link applications is presented. The architecture has independent tolerance to inter-channel skew and timing jitter, and does not rely on data-embedded framing information or a specific equalisation sequence. It is therefore especially suited to low-voltage differential signalling (LVDS) video transceiver applications, and is described in that context. Attained skew tolerance is predicted in theory and successfully compared against silicon prototype measurements.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 8 )