By Topic

Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Alberto Aloisio ; Dipartimento di Scienze Fisiche, INFN Sezione di Napoli and Università degli Studi di Napoli ¿Federico II¿, Napoli, Italy ; Francesco Cevenini ; Raffaele Giordano ; Vincenzo Izzo

High-speed serial links are a key component of data acquisition systems for High Energy Physics. They carry physics events data and often also clock, trigger and fast control signals. For the latter applications, the jitter on the clock recovered from the serial stream is a critical parameter since it directly affects the timing performance of data acquisition and trigger systems. Latest Field Programmable Gate Arrays (FPGAs) include multi-gigabit serial transceivers, which are configurable with various options and support many data encodings. However, an in-depth jitter characterization of those devices is not available yet. In this paper we present measurements of the jitter on the clock recovered by a GTP transceiver (embedded in a Xilinx Virtex 5 FPGA) as a function of the data pattern, coding and logic activity on the transmitter and receiver FPGAs.

Published in:

IEEE Transactions on Nuclear Science  (Volume:57 ,  Issue: 2 )