Referenced Items are not available for this document.
This paper applies the Artificial Intelligence technique called Genetic Algorithm (GA) to perform analog integrated circuits design, synthesis and optimization in order to reduce the development time and increase precision of this kind of circuits. In this work an accurate method to determine the device sizes in an analog integrated circuit on the basis of genetic algorithm is presented. To evaluate algorithm, an example in both time and frequency domains for a two-stage CMOS Operational Transconductance Amplifier (OTA) is presented in 0.18 ¿m process. The simulation results confirm the efficiency of GA in determining the device sizes in an analog circuit.
Published in:
Computer Engineering and Applications (ICCEA), 2010 Second International Conference on
(Volume:1
)
Date of Conference: 19-21 March 2010
- Page(s):
- 578 - 581
- E-ISBN :
- 978-1-4244-6080-9
- Print ISBN:
- 978-1-4244-6079-3
- INSPEC Accession Number:
- 11242820
- Conference Location :
- Bali Island
- Digital Object Identifier :
- 10.1109/ICCEA.2010.118
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
