By Topic

FPGA Implementation of Noise Whitening Algorithm for Wireless MIMO Communication Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Derafshi, Z.H. ; Microelectron. & Microsensor Lab., Univ. of Tabriz, Tabriz, Iran ; Taghipour, H.

Multi-input multi-output (MIMO)techniques are of significant research interest due to their capability to dramatically increase the data rate achievable over a wireless channel without requiring additional transmit power or bandwidth. However MIMO channel impact can cause colored noise at the receiver. In this paper a hardware implementation of noise whitening algorithm is presented. The described algorithm is implemented for a 4×4 MIMO channel on a virtex-4 LX25 FPGA from Xilinx. This system completes each iteration of the algorithm in 0.5 ¿s at operating frequency of 100 MHz. the number of occupied slices on FPGA is 542 which covers 5% of the whole chip.

Published in:

Computer Engineering and Applications (ICCEA), 2010 Second International Conference on  (Volume:2 )

Date of Conference:

19-21 March 2010