By Topic

Bias-Stress Effect in Pentacene Organic Thin-Film Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ryu, K.K. ; Microsyst. Technol. Labs., Massachusetts Inst. of Technol., Cambridge, MA, USA ; Nausieda, I. ; He, D.D. ; Akinwande, A.I.
more authors

The effects of bias stress in integrated pentacene organic transistors are studied and modeled for different stress conditions. It is found that the effects of bias stress can be expressed in terms of the shift in applied gate voltage ¿V for a given current. An empirical equation describing ¿V in terms of different gate and drain bias stress measurements and stress times is presented and verified. In the measured devices, ¿V saturates at 14 V, independent of the gate bias-stress condition. A model based on carrier trapping rate equation that accounts for this ¿V saturation is developed. The model suggests that the ¿V saturation is due to the small density of traps compared to the channel carrier density.

Published in:

Electron Devices, IEEE Transactions on  (Volume:57 ,  Issue: 5 )