By Topic

Performance improvement of the memory hierarchy of RISC-systems by application of 3-D technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kleiner, Michael B. ; Corp. Res. & Dev., Siemens AG, Munich, Germany ; Kuhn, Stefan A. ; Ramm, P. ; Weber, W.

In this paper, the performance of the memory hierarchy of RISC-systems for implementations employing three-dimensional (3-D) technology is investigated. Relating to RISC-systems, 3-D technology enables the integration of multiple chip-layers of memory together with the processor in one 3-D IC. In a first step, the second-level cache can be realized in one 3-D IC with processor and first-level cache. This results in a considerable reduction of the hit time of the second-level cache due to a decreased access time and a larger allowable bus-width to the second-level cache. In a further step, the main memory can be integrated which relieves restrictions with respect to the bus-width to main memory. The use of 3-D technology for system implementation is observed to have a significant impact on the optimum design and performance of the memory hierarchy, Based on an analytical model, performance improvements on the order of 20% to 25% in terms of the average time per instruction are evaluated for implementations employing 3-D technology over conventional ones. It is concluded that 3-D technology is very attractive for future RISC-system generations

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:19 ,  Issue: 4 )