By Topic

Traffic light system design on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Boon Kiat Koay ; Faculty of Engineering, University Putra Malaysia, 43400, Selangor, Malaysia ; Maryam Mohd. Isa

Traffic light system gives sign of direction and warning to road user to avoid road collision and to optimize the flow rate of vehicle in the junction. This paper presents design of a low cost performance traffic light system. This type of traffic light is suitable for town and small city where sophisticated traffic light system is too costly. A traffic light system nearby the university was chosen as reference. The program is written in verilog on Quartus II software and implemented on DEII FPGA board.

Published in:

Research and Development (SCOReD), 2009 IEEE Student Conference on

Date of Conference:

16-18 Nov. 2009