By Topic

Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-Transistor Adiabatic Logic Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Weiqiang Zhang ; Fac. of Inf. Sci. & Technol., Ningbo Univ., Ningbo, China ; Yu Zhang ; Shi Xuhua ; Jianping Hu

Leakage dissipation is more and more dominant. Limiting leakage power consumption becomes an important factor in IC designs. This paper presents a reduction technique of leakage consumption for adiabatic sequential circuits based on two-phase CPAL (complementary pass-transistor adiabatic logic) using power-gating scheme. A practical sequential circuit with a mode-5×5×5 counter using two-phase CPAL is demonstrated. All circuits are verified using HSPICE, and BSIM4 model is adopted to reflect the characteristics of the leakage currents. With 45 nm and 90 nm CMOS process, simulation results show that the leakage losses of the adiabatic sequential circuits with the power-gating scheme are greatly reduced compared with static CMOS one.

Published in:

Innovative Computing & Communication, 2010 Intl Conf on and Information Technology & Ocean Engineering, 2010 Asia-Pacific Conf on (CICC-ITOE)

Date of Conference:

30-31 Jan. 2010