By Topic

An Adiabatic Register File Based on Improved CAL Circuits Using Single-Phase Power Clock

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jianping Hu ; Fac. of Inf. Sci. & Technol., Ningbo Univ., Ningbo, China ; Jiaguo Zhu ; Hong Li

This paper presents an adiabatic register file based on improved CAL (Clocked Adiabatic Logic) circuits, which can operate in a single-phase power clock. All the circuits except for the storage cells use improved CAL circuits. The storage cell is based on the conventional memory one. For a comparison, a conventional register file is also realized. Full-custom layouts are drawn, which is realized using TSMC 0.18 ¿m process, and the net-lists are extracted from their layouts. The post-layout simulations have been performed. The results show that the single-phase adiabatic register file can work very well, illustrating an overall power reduction of about 63% compared with the conventional one at 100 MHz.

Published in:

Innovative Computing & Communication, 2010 Intl Conf on and Information Technology & Ocean Engineering, 2010 Asia-Pacific Conf on (CICC-ITOE)

Date of Conference:

30-31 Jan. 2010