By Topic

Read-out Circuit Analysis for High-speed Low-noise VCO Based APS CMOS Image Sensor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fang Tang ; Hong Kong Univ. of Sci. & Technol., Hong Kong, China ; Bermak, A.

A detailed read-out circuit analysis of the VCO based APS CMOS image sensor is presented in this paper. According to the mathematic analysis and simulation results, the read-out speed should be decreased when reducing the bias current. Moreover, the feature of the device gain factor and the source follower's threshold voltage are vestigated, showing important effects with respect to not only the read-out time but also the energy consumption. The proposed VCO based read-out circuit and frequency counter consist an equivalent bandpass filter. According to the transfer function analysis of this equivalent filter, the noise cancellation efficiency is jointly determined by the bias current, device gain factor and source follower's threshold voltage, which constitute the basic principles for high-speed low-noise CMOS APS image sensor design.

Published in:

Electronic Design, Test and Application, 2010. DELTA '10. Fifth IEEE International Symposium on

Date of Conference:

13-15 Jan. 2010