By Topic

Partitioning-based algorithm for synthesis of low-power combinational circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ick-Sung Choi ; Dept. of Electron. Eng., Sogang Univ., Seoul, South Korea ; Hyoung Kim ; Dong-Wook Seo ; Sun-Young Hwang

The authors propose a synthesis algorithm for the low-power design of combinational circuits. Experimental results show the effectiveness of the proposed algorithm by generating a restructured circuit with low power consumption

Published in:

Electronics Letters  (Volume:32 ,  Issue: 22 )