By Topic

A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hsieh, P. ; Univ. of California at Los Angeles, Los Angeles, CA, USA ; Maxey, J. ; Yang, C.-K.K.

This paper presents a digital phase-locked loop (DPLL) used for GHz clock generation in large digital systems with >100× range of operating frequency. The DPLL uses phase selection and interpolation as the digital-controlled oscillator (DCO). A bandwidth-tracking technique that uses replica delay cells in the DCO and the phase detector (PD) is introduced to enable stable operation across the frequency range without calibration. Measurement results show that the DPLL achieves an output frequency up to 1.8 GHz in a 65-nm CMOS technology. Nearly constant damping factor and the tracking of the loop bandwidth to reference frequency are shown with a dynamic sweep of 8× reference frequency range (from 28 MHz to 225 MHz with core frequency of 3.6 GHz).

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:45 ,  Issue: 4 )