By Topic

Application of Optical, X-Ray and E-Beam Lithography Options to 0.18 Micron Silicon FET Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Reeves, C.M. ; Department of Electrical Engineering, University of Edinburgh, King''s Buildings, Edinburgh, EH9 3JL, UK. ; Turcu, I.C.E. ; Gundlach, A.M. ; Stevenson, J.T.M.
more authors

This paper reports on a device integration experiment in which 0.18 micron gate length silicon FETs are fabricated using three alternative gate lithography approaches based, respectively, on optical, x-ray and e-beam techniques. Details of device fabrication procedures including the critical gate lithography steps are presented along with an assessment of the electrical characteristics of the completed devices. Work on 0.18 micron devices is particularly important for future 1Gbit DRAM circuits and their logic derivatives.

Published in:

Solid State Device Research Conference, 1994. ESSDERC '94. 24th European

Date of Conference:

11-15 Sept. 1994